


## ICALEPCS 2009

# New Hardware and Software Developments for the XFEL

**Kay Rehlich**  
on behalf of the XFEL controls group





Since 2005  
FEL User Facility  
6 .. 32 nm

1993

2014

**TTF**

**FLASH**

**XFEL**

**VME**

Hardware



**xTCA**



**C++**


GUI Programming



**JAVA**










- **VME** is 27 years old:
  - Number of new developments is decreasing, sales are still constant
  - Bus technology has speed limitations
  - Wide busses create a lot of noise in analog channels
  - But, a lot of I/O modules are available
  - No standard management on crate level
  - No management on module level
  - So far no extension bus survived
  - One damaged bus line stops a whole crate
  - Address and interrupt misconfigurations are hard to find
  - .....



- Scalable modern architecture
  - From 5 slot  $\mu$ TCA ... full mesh ATCA
- Gbit serial communication links
  - High speed and no single point of failure
  - Standard PCIe, Ethernet (, SRIO) communication
- Redundant system option
  - 99.999% availability is possible
- Well defined management
  - A must for large systems and for high availability
- Hot-swap
  - Safe against hardware damage and software crashes




$$A = \frac{E[\text{Uptime}]}{E[\text{Uptime}] + E[\text{Downtime}]}$$



2 ch ADC, 2 ch DAC, 125MSPS

- Development of an 'universal' AMC module
  - Hardware design with Virtex5 and 256MB DDR2 SRAM (1GB/s)
  - FPGA code development with PCIe interface and DMA
    - 370 MB/s into user space (128byte payload size)
  - DOOCS server and OS driver incl. hot-swap
  - IPMI code for 'Module Management Controller' (Atmega-128)
  - Piggyback with 2 ADC and 2 DAC channels, 100MHz
- Tested @ FLASH: BPM and Toroid readout with 81 MHz



} Clock and trigger OUT

Clock and data Fiber optic IN

- Development of a ps stable timing system
  - Clock, trigger, interlock and event distribution
  - Fiber optic links (3.5 km), 1.3 GHz telegrams
  - Goal: < 5 ps jitter, 1.54 ns trigger resolution
  - Drift compensation on ps level




- We did it the hard way:
    - Crates, CPUs, IO and MCH from different vendors
  - Management of crates is well defined
    - Dynamic module and crate info gives all relevant info
  - Fast data transfers (>400MB/s on 4 lanes PCIe)
  - Hot-swap (tested with Solaris and Linux)
    - hardware is controlled by the MCH
    - software reconfiguration of OS PCIe drivers
  - Good decoupling of modules on the backplane
  - Good analog performance
  - $\mu$ TCA standard requires a few additions
    - The specs are made for telco, customized solutions, we want COTS → xTCA for Physics @ PICMG
- xTCA platform is a good basis for large installations







## xTCA for Physics – Hardware Working Group







- $\mu$ TCA rear transition modules – rear I/O for AMC
- Clock and trigger distribution (ATCA and  $\mu$ TCA)
  - Allow data Acquisition with ps stability
  - Guidelines for timing, synchronization and interlocks
- Define recommended AMC board sizes
- Specifications for ATCA RTM

- IPMI control system integration
  - Control System server for ATCA,  $\mu$ TCA and computers
  - IPMI communication via Ethernet to the crates
  - Extracts from IPMI the available information
  - Creates a dynamic list of AMC modules
  - Creates a dynamic list of sensors
  - Archives values and provides reset/boot commands to FPGAs or CPUs
  - Required configuration: one entry per crate (IP name)






jddd  
JAVA  
Application











Panel shows actual inserted AMC modules and live status

- Click on a value shows a history plot
- Click on a AMC board displays details of the board
- The system is part of the accelerator control system
- The panels are designed by a graphical editor
- The std. AMC LEDs are indicating the real state





Created by a graphical editor 'jddd', one drawing per crate, one per AMC module



- Simple creation of complex control system panels
- Rich set of widgets for animated graphics and plots
- Hierarchical design with reusable components
- Has a plug-in interface to add other widgets
- Supports 4 control systems: has a data access layer

<http://jddd.desy.de>




Address with name server translation:  
**FACILITY/DEVICE/LOCATION/PROPERTY**  
or direct:

**doocs://host:libno/FAC/DEV/LOC/PROP**

**tine://Context/server/device/property**

**tango://host:port/domain/family/member/attr.**

**epics://ca\_gw:ca\_gw/channel\_pv**





JDTool v3.5

File Edit View Transfer Setup Help

LAB.CRAT

- MCSMCH1
- MCSMCH2
- MCSMCH3
- MCSMCH5
- MVPVAHAN\_SVR
- CRATE
- MCH
- COOL\_UNIT1
- FRU60
- POWER\_UNIT1
- FRU0
- BP-FRU-253
- BP-FRU-254
- AMC1

ABC ALIAS name (STRING)

423 BLUE\_LED hot swap led status (INT)

ABC BOARD\_PARTIAL partial number of board (INT)

ABC BOARD\_SERIAL serial number of board (INT)

ABC BOARD\_VERSION version of board (STRING)

ABC DATE of manufacturing (STRING)

ABC DEVICE.INFO edit info about the device (INT)

423 ERROR general error code (INT)

STR ERROR\_STR error as string (A\_USTR)

423 FCT\_CODE the location code (INT)

423 FRU\_ID id of the board (INT)

423 IPMB\_ADDRESS of IPMI controller (INT)

TTT LAST\_UPDATE last online time 1. Sec. (INT)

423 LED1 red led status (INT)

423 LED2 green led status (INT)

ABC MANUFACTURE name of board (STRING)

ABC NAME = location (STRING)

423 STS\_ERROR pending error status (BOC)

423 STS\_ERROR\_ACK new error detected (INT)

423 STS\_ERROR\_MASK disable new error (INT)

423 STS\_ONLINE device on-line status (BOC)

423 STS\_ONLINE\_CONNECTED to slot on-line (INT)

423 ERROR\_GENERAL error code (INT)

423 ERROR\_STR error as string (A\_USTR)

423 STS\_GENSET general error code (INT)

423 STS\_MASK bit mask systems the device (INT)

423 FCT\_CODE the location code (INT)

423 Z\_POS the position in meter in the track (INT)

423 Z\_POS\_UPDATE an online time 1. Sec. (INT)

423 Z\_POS\_UPDATE an online time 1. Sec. (INT)

Add Properties(\*.TD or \*.HIST) by Drag 'n Drop or open Profile

D:0 Actual View

Drag&Drop:  
show plot  
or add data

JDTool v3.5

Location	VOLT_I1	VOLT_I2	TEMP_I1	TEMP_I2	Differences
MCSMCH1	12.246	12.246	27.0	19.0	0
MCSMCH2	12.246	12.246	27.0	19.0	0
MCSMCH3	12.246	12.246	27.0	19.0	0
CRATE	0.0	0.0	0.0	0.0	0
MCH	12.246	12.246	27.0	19.0	0
COOL_UNIT1	12.246	12.246	27.0	19.0	0
FRU60	12.246	12.246	27.0	19.0	0
POWER_UNIT1	12.246	12.246	27.0	19.0	0
FRU0	12.246	12.246	27.0	19.0	0
BP-FRU-253	12.246	12.246	27.0	19.0	0
BP-FRU-254	12.246	12.246	27.0	19.0	0
AMC1	12.246	12.246	27.0	19.0	0
AMC2	12.246	12.246	27.0	19.0	0

Spread-sheet view

JDTool v3.5

LAB.CRAT/MCSMCH5/AMC1/VOLT1.HIST

LAB.CRAT/MCSMCH5/AMC1/TEMP1.HIST

List view

JDTool v3.5

XML Edit

Address: TTZ.FEL/PG/ALC/AMC/MP/60/SVR/SVR/AMT/1

Text XML document

Reconfigurable Group

- XPCAT: 440
- XPCAT\_GROUP: 440
- ORDER\_GROUP
- LIST

XML edit view

Hierarchical view of controls system addresses


- Evaluation of **xTCA**:
  - Good, state-of-the-art technology
  - ATCA and  $\mu$ TCA covers a wide range of applications with one technology
- **$\mu$ TCA standard** requires some add-ons:
  - PICMG working group “xTCA for Physics”
- **Full Software integration** of components in DOOCS:
  - IPMI, FPGA, driver and control system
- **Crate management** as part of the std. control system
- Development of new **JAVA based generic applications**
  - Jddd: editor for complex GUI panels
  - JDTool: general spread-sheet, table and plot tool

# Thank you!







backup



*Preliminary!*



**ATCA and μTCA Crates to Control one RF Section of the XFEL**



# European XFEL Tested $\mu$ TCA Crates

